**Deliverable 5**

Design 2

Team 2

MCU TNC Design

Kaleb Leon – C00094357

Kobe Keopraseuth – C00092349

David Cain – C00043561

November 2nd, 2020

**Appendix F**

* 1. *Testing Process*

We designed our testing tree by back tracking our way through our current development process to decide which subsystems and components we need to be testing. We plan to have our Preliminary Comprehensive Modular Build and Testing Plan (PCMBTP) thoroughly assess our design’s functionality. The design is statistically feasible as stated in previous appendices, so now we must test that physical and digital feasibility. This is done surgically by looking at every component and testing them then moving up to the subsystem made of these components and testing them together. Then, we finally reach the point where all the subsystem come together to test the main system as a whole. If all subsystems and components work separately and then as a subassembly to combine to a full system, the design is then proven to pass, and work as expected.


The first subassembly that needs to be tested are the components of the physical hardware system and circuits. This includes the micro controller itself and the two external circuits. According to our FMEA, if our micro controller does not function then the code has nothing to run on making the project fail before it has even begun. In terms of the micro controller we will need to test anything, and everything being used to accomplish our design. The main portions we use in terms of signal transmission and reception are mostly the cable connections between the radio to TNC and PC to TNC. These transmission lines include: the USB cable which handles serial communication between TNC to PC, the 2.5 mm Audio jack that handles analog signals between the radio to TNC and vice versa, and RS-232 connecter that is a backup digital communication line. Testing the effects of the micro controller signal processing is also very important due to the design needing to meet a certain amount of specifications. We have to test to make sure all of our power consumption, latency, and voltages are under spec for them to work with our design and have it function properly. In addition to that, we need the I/O pins on the micro controller to be fully functioning so that they can communicate with the external circuits. These external circuits are also a main portion of the hardware that we need to test to assure our input signals are how we need to process them and to change modes. The Audio input circuit needs to be tested down to the component level of the amplifier and the filter to assure we are getting the correct audio signal in and out of our design. The Push To Talk circuit is used mainly to switch modes so that our TNC knows when we are transmitting or receiving. This also needs to be tested down to the component level so that we know if will function as needed to allow our design to perform its tasks.

The second subassembly that needs to be tested are the components of the digital software that controls the hardware and data processing. This subassembly is broken down into three major subsystems which all need to be tested down to the component level. They are as follows: Kiss Packet Handling, AX.25 Protocol Formatting, and Frequency Shifted Audio Tone Handling. The Kiss Packet Handling controls how we handle inputs and outputs at the Data Link layer. This is critical for PC to TNC communication. We must take into account and test multiple components of this subsystem. The serial communication line needs to be tested and functional to make sure we can receive and transmit data across the serial bus between PC and TNC. This component needs to also be assessed on the latency of that communication line to meet our specs. In addition, the packet construction following the KISS protocol is a very important process to KISS transmission to PC. Lastly, we need to test the data extraction from this packet to make sure we are able to extract the correct data. Similarly, for the next subsystem of AX.25 Handling we also need to check whether we are extracting the correct data and formatting correctly following the protocol or when we send it off to the DAC the signal will be incorrect when being received by other radios. Lastly, that is where the last subsystem comes into testing. The Frequency Shifted Audio Tone Handling is a critical and complex section of our software, so it needs to be extensively tested. It needs to be able to handle ADC and DAC control which each entail of their own components. If these signals come in incorrectly or out incorrectly then our design is failed and not useful as a product.

It is through this methodology that our team has designed a testing tree with the described components, subsystems, and subassemblies for testing. As testing progresses, we will add more components we overlooked such that we make sure everything is functional in our design. When navigating the tree we will also write up test reports so that all our tests are well documented and noted fixes to our faults. This will ensure confidence in our design.

* 1. *Testing Tree*

As shown in our testing tree below, our design system is split into two Subsystems: software and hardware. The Software Subsystem is more complex than the Hardware Subsystem, since most of our project is mainly software based and the hardware’s purpose is only to support receiving and transmitting signals from the TNC. In the Software Subassembly, it is broken into three branches that have many supporting leaves that represent different software processes as opposed to the Hardware Subassembly leaves that represent physical component testing. For each subassembly are different tests that we plan to run for each process and physical components. For example, under the hardware subsystem, under each circuit subassembly we will test and ensure each component’s nominal value and desired signal output. Components such as resistors will have to be measured to ensure our circuits’ outputs. The signal outputted from the physical amplifier circuit will have to be compared to the signal output from spice software. As for the software subsystem, we will validate that each process or subassembly outputs the correct bitstream and frequencies. The bitstreams outputted from the microcontroller have to be outputted in specific sequence. The microcontroller also must output specific frequencies and must be measured to ensure that there are not many errors from the output. Latency will also be tested for serial communication to ensure optimal performance.



*Figure F-1. High Level Comprehensive Testing Tree*

A screenshot of a cell phone

Description automatically generated

*Figure F-2. Hardware Comprehensive Testing Tree*

A screenshot of a cell phone

Description automatically generated

*Figure F-3. Software Comprehensive Testing Tree*

* 1. *Test Report Template*

|  |  |
| --- | --- |
| TNC TESTING FORM(REV1) | |
| Leaf on the Tree: |  |
| Device Under Test (Testing Tree Number): |  |
| Date: |  |
| Person(s) Conducting Experiment: |  |
| Signature: |  |
| Experiment Purpose: |  |
| Experiment Procedure: |  |
| Equipment Settings/Software Settings (w Revision): |  |
| Testing Diagram/Picture: |  |
| Data Points: |  |
| Pass/Fail: |  |
| Interpreted Notes: |  |
| Recommendations for Modification: |  |

* 1. *Validate and Verification Plan*
     1. *Hardware*

The hardware for this project is split into a couple major components such as: Micro Controller, Circuits, and Connections. The microcontroller is verified as working by testing to see if it will power on and test each pin to make sure it is producing the correct output. The pin testing is done using a known to be working Analog Discovery. Next, the circuits are the PTT circuit and the amplifier circuit. They are tested using the Analog Discovery and simulation. The circuits were each designed and simulated before real life construction to be sure the theory is plausible. The constructed real-life circuit is then tested at each node to make sure we are getting proper input and output voltages/currents. We also test the individual components that make up each circuit by measuring their values and tolerances. Lastly, we can test the interconnections between the micro controller and the circuits to make sure they work in tandem. This is done by analyzing the outputs from the micro controller from the pins connected to the circuit and setting up simple code to view these values in serial to make sure they are accurate. In addition, we test the cable connections between the radio and TNC and PC and TNC. We do this by sending hardcoded packets to make sure they are properly inputted and output through serial and in analog.

* + 1. *Software*

The software for this project is also split into many major components dedicated to different functions and protocols of our system such as: Kiss Packet Interpretation, Ax.25 Protocol Formatting, DAC, and ADC. The breakdown of how these sections function and work with one another are described in Appendix E Code Breakdown. To validate and test each of these sub processes, debug statements are spread thoroughly throughout the code and comments left to what each function does. At each step in the process we analyze a hardcoded input and validate the produced output. Each stage of the software work in tandem with each other so once each section is able to produce our desired output they are tested together in sections (two at a time). Once all would work in groups with each other and outputs measured correctly whether through serial output or analog measurement then we proceed to testing all together and send a packet through its full course. We send a hardcoded bitstream to create a FSK sine wave and see if we get the correct output KISS packet in serial on the other side. In reverse, we send a KISS packet generated by our Mentor’s software and see if it generates an accurate FSK sine wave up to spec and containing the correct data.

* 1. *Workmanship on Design*

Plan before going into experiment:

1. What is needed to be done
2. The code or circuit being worked on
3. The code functionality, problem, circuit, and output needed to be tested or created
4. The testing procedure and data collection method
5. Expected results
6. If results not met in one sitting setup a time to revisit

Per experiment we would perform the steps above. Each of us would take action in handling different portions of the design but we follow this same path no matter what task. We code and test things as we go to make sure we are producing accurate results. It is similar to how an AGILE workflow works. We work and test at the same time to make sure we are accurate with each step of the process. This style of work keeps the project going smoothly and meeting small milestones with each experiment completed. Once a main section of the design is accomplished, it is then documented, and all our experiment notes come together to form the paper.

* 1. *Final Presentation Demo*

The final presentation demo will consist of two TNC systems communicating with one another. The first system will consist of our TNC, a radio, and one of our laptops. The second system will consist of an off the shelf TNC used in CAPE currently as the satellite TNC, a similar radio, and another PC for sending KISS packets. Each PC/radio combo will have their own callsign as well. These two systems should be able to send packets between one another. For example, our laptop will use our mentor’s software to generate a KISS packet and convert it to AX.25 and then to an analog signal. This packet will then be sent over the air for the other radio to receive and break down for the other PC to read. In addition, we will show it in the opposite direction as well. The CAPE TNC system will send a signal over the air and we will receive it and break it down for all PC. This will show off our packet formatting system and our ability to communicate with an already manufactured and in use TNC setup.

*Completed Test Reports*



|  |  |
| --- | --- |
| TNC Testing Form (REV1) | |
| Leaf on the Tree | Amplitude |
| Device Under Test (Testing Tree Number): | 2.3.1.2.2.1 |
| Date: | 10/4/2020 |
| Person(s) Conducting Experiment: | David Cain |
| Signature: |  |
| Experiment Purpose: | The purpose of this experiment is to measure waveform output voltage. Part of our specifications it to be capable of sinking 400mV(ptp) into 1k. |
| Experiment Procedure: | To verify amplitude, the analog output will be connected to a 1k load and measured. In this case, 2 x 2k resistors will be wired in parallel on a bread board, creating 1k of resistance across the terminals. |
| Equipment Settings / Software Settings (w Revision): | The Digilent will be set to record the maximum value of the waveform measured. For general insight, the RMS and minimum were also recorded |
| Testing Diagram / Picture: |  |
| Data Points: | Maximum: 399.19 mV  RMS: 137.11 mV  Minimum: -1.43 mV |
| Pass / Fail: | Pass |
| Interpreted Notes: | The waveform satisfies the 400mV requirement. Potentially some feedback could be used to tune the output during runtime, but this is not necessarily required. |
| Recommendations for Modifications: | None, currently |

|  |  |
| --- | --- |
| TNC Testing Form (REV1) | |
| Leaf on the Tree | Baud |
| Device Under Test (Testing Tree Number): | 2.3.1.2.3.1 |
| Date: | 10/4/2020 |
| Person(s) Conducting Experiment: | David Cain |
| Signature: |  |
| Experiment Purpose: | The purpose of this experiment is to measure and ensure the number of signaling events per second (or baud rate) is correctly established as 1200Hz |
| Experiment Procedure: | To verify the baud rate, a diagnostic signal will be enabled in software to output the current transmission bit value represented in binary. This binary wave form can easily have baud rate measured. |
| Equipment Settings / Software Settings (w Revision): | Analog Discovery 2 input channel 1 and 2 will be connected to the STM32 output pins D8(PA9) and A2(PA4) |
| Testing Diagram / Picture: |  |
| Data Points: |  |
| Pass / Fail: | Pass |
| Interpreted Notes: | Waveform is sustaining a baud rate of 1200Hz. This was tested with multiple wave forms but easily viewed with alternating bit pattern. |
| Recommendations for Modifications: | None |

|  |  |
| --- | --- |
| TNC Testing Form (REV1) | |
| Leaf on the Tree | Error Checking |
| Device Under Test (Testing Tree Number): | 2.2.1 |
| Date: | 10/10/2020 |
| Person(s) Conducting Experiment: | Kobe Keopraseuth |
| Signature: |  |
| Experiment Purpose: | The purpose of this experiment is to verify an inputted packet has the correct FCS field, by performing a crc check on the other given subfields (Address, Control, PID, Info) as shown in the testing diagram. |
| Experiment Procedure: | To verify that it correctly verifies the FCS field, I made 2 testing array inputs, with a size greater than 120, which is the minimum. One array contains a correct FCS field and the other does not. Both arrays contain an input of 0x555555555555555555555555555555555555 (36 fives), excluding the FCS field. According the crc calculator, this input should have a crc output of 0x18c3. To verify that the generated crc is valid with the given input array, an online crc calculator was used. |
| Equipment Settings / Software Settings (w Revision): | Code will be implemented in Code Blocks IDE and it print out the input array, array after bit stuffing, the subfields obtained from the input array, FCS field in hexadecimal, crc calculation, and the result of whether the FCS field is valid or not. |
| Testing Diagram / Picture: |  |
| Data Points: |  |
| Pass / Fail: | PASS |
| Interpreted Notes: | Code does verify the FCS field correctly. This was tested with different given FCS fields and different bits for the input array. |
| Recommendations for Modifications: | None |

|  |  |
| --- | --- |
| TNC Testing Form (REV1) | |
| Leaf on the Tree | Latency |
| Device Under Test (Testing Tree Number): | 2.1.1.1 |
| Date: | 10/31/2020 |
| Person(s) Conducting Experiment: | David Cain |
| Signature: |  |
| Experiment Purpose: | The purpose of this experiment is to ensure that the latency of the microcontroller when transmitting data is within an acceptable time. A specified time was not given for the project, but this is an important consideration from a user perspective. |
| Experiment Procedure: | I will setup a software timer that begins the moment the controller receives a KISS packet over UART. This timer will run until the controller begins to repeatedly output the same message in broadcasting mode. |
| Equipment Settings / Software Settings (w Revision): | Working entirely within our own software. This is not complete but it is mostly finished. |
| Testing Diagram / Picture: |  |
| Data Points: |  |
| Pass / Fail: | Pass |
| Interpreted Notes: | The device takes ~1.2ms and this is deemed acceptable. |
| Recommendations for Modifications: | None. |

|  |  |
| --- | --- |
| TNC Testing Form (REV1) | |
| Leaf on the Tree | RX |
| Device Under Test (Testing Tree Number): | 2.1.1.2 |
| Date: | 10/31/2020 |
| Person(s) Conducting Experiment: | David Cain |
| Signature: |  |
| Experiment Purpose: | The purpose of this experiment is to ensure the microcontroller is receiving data over UART. |
| Experiment Procedure: | To test the data connection over UART, the microcontroller will be given a packet, and this will then printed over serial again. |
| Equipment Settings / Software Settings (w Revision): | The microcontroller will be running our most current version of software and I will be viewing the output using a serial monitor program called RealTerm 2.0.0.70. I will be feeding packets using the program provided to us by Rizwan. |
| Testing Diagram / Picture: |  |
| Data Points: |  |
| Pass / Fail: | Pass |
| Interpreted Notes: | The data being read over the serial monitor seems acceptable for the given packet. |
| Recommendations for Modifications: | None. |

|  |  |
| --- | --- |
| TNC Testing Form (REV1) | |
| Leaf on the Tree | RX |
| Device Under Test (Testing Tree Number): | 2.1.1.3 |
| Date: | 10/31/2020 |
| Person(s) Conducting Experiment: | David Cain |
| Signature: |  |
| Experiment Purpose: | The purpose of this experiment is to ensure the microcontroller is transmitting data over UART properly. |
| Experiment Procedure: | To test the data connection over UART, the microcontroller will be given a packet, and this will then printed over serial again. Effectively I am testing bother transmitting and receiving in the same step. If any failure occurs I would simplify this test further. |
| Equipment Settings / Software Settings (w Revision): | The microcontroller will be running our most current version of software and I will be viewing the output using a serial monitor program called RealTerm 2.0.0.70. I will be feeding packets using the program provided to us by Rizwan. |
| Testing Diagram / Picture: |  |
| Data Points: |  |
| Pass / Fail: | Pass |
| Interpreted Notes: | The data being transmitted over the serial monitor seems acceptable for the given packet. |
| Recommendations for Modifications: | None. |

|  |  |
| --- | --- |
| TNC Testing Form (REV1) | |
| Leaf on the Tree | Serial Communication |
| Device Under Test (Testing Tree Number): | 2.1.1 |
| Date: | 11/1/20 |
| Person(s) Conducting Experiment: | Kobe Keopraseuth, Kaleb Leon, David Cain |
| Signature: |  |
| Experiment Purpose: | To test whether we can send Kiss packets over serial. |
| Experiment Procedure: | Set up mentor’s software to send KISS packet to TNC and then the TNC will send it back over serial and we will see it using realterm |
| Equipment Settings / Software Settings (w Revision): | Set to communicate over COM1 and store the KISS packet in a buffer and send that buffer over serial using UART |
| Testing Diagram / Picture: |  |
| Data Points: |  |
| Pass / Fail: | PASS |
| Interpreted Notes: | Communicates as expected over UART serial. |
| Recommendations for Modifications: | N/A |

|  |  |
| --- | --- |
| TNC Testing Form (REV1) | |
| Leaf on the Tree | Packet Construction |
| Device Under Test (Testing Tree Number): | 2.1.2 |
| Date: | 11/1/20 |
| Person(s) Conducting Experiment: | Kobe Keopraseuth, Kaleb Leon, David Cain |
| Signature: |  |
| Experiment Purpose: | Testing our mentor’s software to make sure it produces the correct KISS packets |
| Experiment Procedure: | Entering callsigns and data so that it can be made into a packet and then checking that packet to make sure it has the right contents |
| Equipment Settings / Software Settings (w Revision): |  |
| Testing Diagram / Picture: |  |
| Data Points: |  |
| Pass / Fail: | PASS |
| Interpreted Notes: | The software produces the desired valid Kiss packet for testing on our software. |
| Recommendations for Modifications: | N/A |